


### J100 rev 2 data sheet

38188-x

Version 1.6



# Preliminary

November 2016

Auvidea GmbH Kellerberg 3 D-86920 Denklingen

Tel: +49 8243 7714 622 info@auvidea.com www.auvidea.com

# **Copyright Notice**

#### **Trademarks**

NVIDIA, the NVIDIA logo, CUDA, Jetson, Maxwell, Tegra and VisionWorks are registered trademarks and/or trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### © Auvidea GmbH 2016

All Rights Reserved

No part of this document or any of its contents may be reproduced, copied, modified or adapted, without the prior written consent of the author, unless otherwise indicated for stand-alone materials.

You may share this document by any of the following means: this PDF file may be distributed freely, as long as no changes or modifications to the document are made.


For any other mode of sharing, please contact the author at the email below. info@auvidea.com

Commercial use and distribution of the contents of this document is not allowed without express and prior written consent of Auvidea GmbH.

### **Features**

#### J100 carrier board for the NVIDIA® Jetson™ TX1

The J100 carrier board has the same form factor and size as the TX compute module. It is plugged in below the TX1 and brings out many interfaces on connectors. Furthermore in can be plugged in a specifically designed modular motherboard to bring out more interfaces and to integrate it with other components for UAV applications.



#### Technical details

- carrier board for one NVIDIA® Jetson™ TX1 compute module
- standalone or mounted on modular motherboard (like the 38194)
- two 4 lane CSI-2 (22 pin FPC 0.5mm pitch) B102
- two 2 lane CSI-2 (15 pin FPC 1.0mm pitch) B101
- · micro SD card
- 2 USB3 type A (10 pin micro USB3)
- UART 0 (3.3V TTL) (6 pin) console access
- 2 I2S digital audio (6 pins each)
- fan connector (4 pin)
- · mini HDMI out
- UART, Gb Ethernet, I2C, USB2, SATA, 4x PCIe and CAN (on 3 motherboard connectors on the bottom)
- power: 12V (4 pin) alternatively powered by motherboard (redundant)
- size: 50 x 87 mm (same size as TX1)
- height: 16 mm (incl. TX1 without heatsink without height of bottom side components of J100)
- height: 21 mm (incl. TX1 without heatsink including height of bottom side components of J100)
- weight: 26 grams (just the J100)
- TX1 weight: 144 grams (TX1 with heatsink), 75 grams (TX1 w/o heatsink)
- mounting: 4 M3 holes with 3.2mm each (42 x 79 mm spacing 4 mm from each edge)
- model: 38188-2 (J100 rev 2)

#### How do the various models differ?

Feature	J100	J100 + 38194	J120
Jetson TX1 compatible	✓	✓	✓
mini HDMI out	✓	✓	✓
USB 3.0 type A	-	-	2
micro USB 3.0	2	2	-
micro USB 2.0 OTG	-	✓	✓
10/100/1000 Ethernet (RJ45)	-	✓	✓
CAN controllers	-	2 + (2)	2
M.2 type B (SATA - 2242)	-	✓	-
M.2 type M (4x PCle - 2280)	-	-	✓
micro SD card	✓	✓	✓
SPI/I2C	-	-	1/1
UART	1	2	1
CSI-2 (4 lanes)	2	2	1
CSI-2 (2 lanes)	2	2	-
I2S (digital audio)	2	2	1
optional IMU (MPU-9250)	✓	✓	✓
fan connector	✓	✓	✓
switches: power, reset, force recovery	-	✓	✓
size	50x87mm	98x87mm	50x112mm
power in	dual 7 17V	dual 742V	dual 7 17V

#### J100 + 38194

The J100 is plugged into the 38194 modular motherboard. Three motherboard connectors carry signals for CAN, Ethernet, UART, power, PCIe, SATA, SPI, I2C and more.

#### Rev 1 (38188)

First revision of the J100. Very limited distribution.

#### Rev 2 (38188-2)

Second revision of the J100. Changes/additions:

- USB3 changed from 1.25 mm pitch connector to micro USB 3
- · HDMI connector pinout corrected
- UART 0: pinout changed
- CSI-2: I2C fixed
- · auto start
- optional IMU (MPU-9250)
- optional: 2 CAN controllers (CAN 1 and CAN 2)

#### Rev 2 problems (38188-2)

- the I2C busses for the CSI-2 connectors are too heavily loaded.
   Fix: the I2C pull up resistors should be removed. Please refer to appendix A for details.
- 2. silkscreen of CSI-A and CSI-B are swapped

#### Rev 3 (38188-3)

- reduced pull up load on I2C busses (now 10k pull-ups) this fixes rev 2 problem
- 4 I2C busses are used for the 4 CSI-2 interfaces (so 4 identical cameras/modules may be used)
- · correct silkscreen for CSI-A and CSI-B
- 1 CAN controller (because of SPI\_CS conflict on TX1)
- 12V power in with reversed voltage protection and inrush current limiting
- fix auto power on
- V\_RTC added to motherboard connector
- added solder pads under power in connector (for direct soldering of power cables)

#### Rev 4 (38188-4)

- 4 TX1 mount holes connected to GND
- optional support of 2 CAN controllers (requires software fix)

#### Testing of the J100

Please have a look at the test report which is included with the shipment.

## **Getting started**

#### Applying power

The J100 may be either powered by the on-board power connector (J11) or by plugging it into a modular motherboard and by supplying power to the connectors J15 (60 pin) and J17 (30 pin). Each of the 4 separate power inputs features a Schottky diode. These 4 diodes OR all power inputs together. So 4 independent power inputs are provided to achieve redundant powering.

#### Auto start

The J100 automatically powers up the TX1 with a digital one shot which pulls the POWER-BTN input of the TX1 low for approximately 1 second after power is applied. When the TX1 raises the CARRIER\_PWR (A48) line, the power supplies on the J100 are powered up. This is indicated by lighting up the green power LED below the fan connector.

The auto start logic is powered by Vdd\_RTC (A50). For auto start to work, please power down the TX1 for at least 10 seconds. This allows time for the Vdd\_RTC supply to drain and the enable auto start, when power is applied again. Rev 3 of the J100 will shorten this time, by actively draining Vdd\_RTC when the main power is removed.

#### Console access

The console port of the TX1 is UART 0. The J100 converts this UART port to standard 3.3V TTL levels. So a standard USB to TTL serial converter may be used to connect to the console. Just connect TXD, RXD and GND to the USB converter. Make sure that you connect TXD to the RXD input of the USB TTL converter. Standard baud rate it 115200. Settings: 8/1/N.

#### Firmware upgrade of the TX1

The J100 does not support a direct firmware upgrade of the TX1. There are the following alternatives:

- 1. plug the TX1 module into the development board to perform the upgrade there.
- 2. plug the J100 into a modular motherboard like the 38194, which supports on-board firmware upgrade by providing three buttons (power, reset and force recovery) and the USB 2.0 OTG port.
- 3. use a carrier board like the J120, which supports a firmware upgrade.

### **Devices**

#### **Ethernet**

There are three green network LEDs on the bottom side of the J100. Please see figure 2. The Ethernet connection is available on the motherboard connector 1. The physical Ethernet connector is provided by the motherboard which the J100 is plugged into. If you prefer an Ethernet connector right on the carrier board, please have a look at the J120.

LED	Function	Jetson TX1	Description
GBE0	GBE_LINK_ACT*	E47	Ethernet activity LED
GBE1	GBE_LINK_100	F50	100Mbit link LED
GBE2	GBE_LINK_1000	F46	1000Mbit link LED

#### IMU (MPU-9250)

A 9 axis sensor is connected to the SPIO bus of the TX1. Pin 8 (VddIO) of the IMU is connected to 1.8V. Please set the INT output of the IMU by software to "totem pole" mode as there is no pull-up on the INT output.


This IMU is optional. Only some J100 models are equipped with this function.

Pin	Function	Jetson TX1	Description
9	AD0/SDO	E4	SPIO_MISO (1.8V)
24	SDA/SDI	F4	SPIO_MOSI (1.8V)
23	SCL/SCLK	E3	SPIO_CLK (1.8V)
22	/CS	F3	SPI0_CS0 (1.8V)
12	INT	G14	INT is inverted and connected to GPIO9_MOTION_INT (1.8V)

### Test of the IMU with the RTIMULibDemo

This demo may be downloaded from Github. Please install qtcreator first. Next please make sure that the spidev3.0 device in /dev is loaded. Edit the RTIMUlibDemo.ini file with the SPI settings for the IMU (bus 3, select 0). Start the demo as root so it gets access to the SPI bus.

The IMU chip is located on the bottom side next to the JTAG connector. The IMU is optional on the J100. Please make sure that your J100 has the IMU installed.



#### I2C busses with the Jetson TX1

The Jetson TX1 features 7 I2C devices: I2C0 to I2C6. The table below lists how these I2C devices are mounted.

Bus	device	physical bus	Use
12C0	0	I2C0	CSI-B and CSI-CD connectors (use only one at a time)
I2C1	1	I2C1	
I2C2	2	I2C_PM	CSI-A and CSI-EF connectors (use only one at a time)
I2C3	3	?	
I2C4	4	?	
12C5	5	?	
12C6	6	I2C_CAM	

The J100 rev 2 shares an I2C bus with 2 CSI-2 connectors. So if you use B10x modules only 2 modules may be connected at any point of time. This will be fixed with rev 3 of the J100.

Interface	lanes	I2C bus	Use
CSI-A	2	I2C_PM	B101 module or CSI-2 camera with 2 lanes
CSI-B	2	I2C0	B101 module or CSI-2 camera with 2 lanes
CSI-CD	4	I2C0	B102 module or CSI-2 camera with 4 lanes
CSI-EF	4	I2C_PM	B102 module or CSI-2 camera with 4 lanes

A B102 module may be connected to the CSI-2 EF connector. The Toshiba TC358743 HDMI to CSI-2 converter chip is on the 7 bit I2C address 0x0F, as it can be seen in the terminal output below. Please use the -r option to show the device.

Please check appendix A for details on fixing the I2C bus in the J100 rev 2.

#### CAN

The J120 features 2 CAN interfaces. As the Jetson TX1 does not have native CAN interfaces, the J120 features 2 SPI based CAN controllers (Microchip MCP2515). Please install the Kernel and support package with the MCP2515 driver, which is provided by Auvidea.

```
$ sudo modprobe mcp251x
$ sudo ip link set can0 up type can bitrate 1000000
$ ifconfig
can0
         UP RUNNING NOARP MTU:16 Metric:1
         RX packets:0 errors:0 dropped:0 overruns:0 frame:0
         TX packets:0 errors:0 dropped:0 overruns:0 carrier:0
         collisions:0 txqueuelen:10
         RX bytes:0 (0.0 B) TX bytes:0 (0.0 B)
eth0
         Link encap:Ethernet HWaddr 00:04:4b:57:29:32
         UP BROADCAST MULTICAST MTU:1500 Metric:1
         RX packets:0 errors:0 dropped:0 overruns:0 frame:0
         TX packets:0 errors:0 dropped:0 overruns:0 carrier:0
         collisions:0 txqueuelen:1000
         RX bytes:0 (0.0 B) TX bytes:0 (0.0 B)
10
         Link encap:Local Loopback
         inet addr:127.0.0.1 Mask:255.0.0.0
         inet6 addr: ::1/128 Scope:Host
         UP LOOPBACK RUNNING MTU:65536 Metric:1
         RX packets:549 errors:0 dropped:0 overruns:0 frame:0
         TX packets:549 errors:0 dropped:0 overruns:0 carrier:0
         collisions:0 txqueuelen:0
         RX bytes:46707 (46.7 KB) TX bytes:46707 (46.7 KB)
```

#### CAN controller (MCP2515T-I/ML)

This SPI to CAN controller adds a CAN bus interface to the TX1, as there is no internal CAN controller in the TX1. The SPI bus, RESET and INT are shared between the 2 CAN controllers. Just SPI1\_CS0 and SPI1\_CS1 select one of the two. The CAN busses are available on the motherboard connector 1. The physical CAN connectors are provided by the motherboard which the J100 is plugged into. If you prefer CAN connectors on the carrier board itself please have a look at the J120.

#### CAN controller 1:

Pin	Function	Jetson TX1	Description
15	SO	F14	SPI1_MISO (level shifted to 3.3V)
14	SI	F13	SPI1_MOSI (level shifted to 3.3V)
12	SCK	G13	SPI1_CLK (level shifted to 3.3V)
22	/CS	E14	SPI1_CS0 (level shifted to 3.3V)
12	/INT	A23	GPIO_EXPO_INT (10k pull-up to 3.3V)
17	/RESET	D7	GPIO5_CAM_FLASH_EN is inverted and connected to the RESET input

#### CAN controller 2:

Pin	Function	Jetson TX1	Description
15	SO	F14	SPI1_MISO (level shifted to 3.3V)
14	SI	F13	SPI1_MOSI (level shifted to 3.3V)
12	SCK	G13	SPI1_CLK (level shifted to 3.3V)
22	/CS	E13	SPI1_CS1 (level shifted to 3.3V)
12	/INT	A23	GPIO_EXPO_INT (shared with CAN controller 1)
17	/RESET	D7	GPIO5_CAM_FLASH_EN is inverted and connected to the RESET input

# Connectors

Auvidea supplies cable kits for the connectors with 1.25 mm pitch. Please check the website for details.




Figure 1: connectors on the top side




Figure 2: connectors on the bottom side

USB1 (J2)
This is a micro USB 3 connector (Amphenol GSB343K33HR).

Pin	Function	Jetson TX1	Description
1	5V	-	5V power controlled by USB1_EN_OC (A19) - max. 900 mA
2	USB1-D-	A39	USB 2.0 data
3	USB1-D+	A38	USB 2.0 data
4	USB ID	-	not connected
5	GND	-	Ground
6	USB3_RX1-	F44	USB 3.0 receive data
7	USB3_RX1+	F43	USB 3.0 receive data
8	GND	-	Ground
9	USB3_TX1-	C44	USB 3.0 transmit data
10	USB3_TX1+	C43	USB 3.0 transmit data

#### USB2 (J3)

This is a micro USB 3 connector (Amphenol GSB343K33HR). The second USB 3 port must be enabled in software as by default it is the SATA port.

Pin	Function	Jetson TX1	Description
1	5V	-	5V power controlled by USB1_EN_OC (A19) - max. 900 mA
2	USB2-D-	B43	USB 2.0 data
3	USB2-D+	B42	USB 2.0 data
4	USB ID	-	not connected
5	GND	-	Ground
6	USB3_RX2-	H42	USB 3.0 receive data
7	USB3_RX2+	H41	USB 3.0 receive data
8	GND	-	Ground
9	USB3_TX2-	E42	USB 3.0 transmit data
10	USB3_TX2+	E41	USB 3.0 transmit data

#### CSI-A (J5)

This is a 15 pin 2 lane CSI-2 connector with 1 mm pitch (Wuerth 686115148922). To open the connector and to release the cable just lift the brown lid upwards. This connector has the same pinout as the CSI-2 connector on the Raspberry Pi. The contacts are on the bottom.

Pin	Function	Jetson TX1	Description
1	GND	-	Ground
2	CSI-A_D0-	F28	CSI-2 bus A lane 0
3	CSI-A_D0+	F29	CSI-2 bus A lane 0
4	GND	-	Ground
5	CSI-A_D1-	H26	CSI-2 bus A lane 1
6	CSI-A_D1+	H27	CSI-2 bus A lane 1
7	GND	-	Ground
8	CSI-A_CLK-	G27	CSI-2 bus A clock
9	CSI-A_CLK+	G28	CSI-2 bus A clock
10	GND	-	Ground
11	CAM1_GPIO	F7	GPIO1_CAM1_PWR
12	CAM1_MCLK	F8	CAM1_MCLK
13	I2C0_CLK	E15	3.3V level (converted from 1.8V of the Jetson TX1)
14	I2CO_DAT	D15	3.3V level (converted from 1.8V of the Jetson TX1)
15	3.3V	-	3.3V power supply

#### CSI-B (J4)

This is a 15 pin 2 lane CSI-2 connector with 1mm pitch (Wuerth 686115148922). To open the connector and to release the cable just lift the brown lid upwards. This connector has the same pinout as the CSI-2 connector on the Raspberry Pi. The contacts are on the bottom.

Pin	Function	Jetson TX1	Description
1	GND	-	Ground
2	CSI-B_D0-	C28	CSI-2 bus B lane 0
3	CSI-B_D0+	C29	CSI-2 bus B lane 0
4	GND	-	Ground
5	CSI-B_D1-	E26	CSI-2 bus B lane 1
6	CSI-B_D1+	E27	CSI-2 bus B lane 1
7	GND	-	Ground
8	CSI-B_CLK-	D27	CSI-2 bus B clock
9	CSI-B_CLK+	D28	CSI-2 bus B clock
10	GND	-	Ground
11	CAM0_GPIO	G8	GPIO0_CAM0_PWR
12	CAM0_MCLK	F9	CAM0_MCLK
13	I2C_PM_CLK	A6	3.3V level (converted from 1.8V of the Jetson TX1)
14	I2C_PM_DAT	В6	3.3V level (converted from 1.8V of the Jetson TX1)
15	3.3V	-	3.3V power supply

#### CSI-CD (J7)

This is a 22 pin 4 lane CSI-2 connector with 0.5mm pitch (Wuerth 687122149022). To open the connector and to release the cable just lift the brown lid upwards. This connector has the same pinout as the CSI-2 connector on the Raspberry Pi compute module carrier board. The contacts are on the bottom.

Pin	Function	Jetson TX1	Description
1	3.3V	-	3.3V power supply
2	I2C0_DAT	D15	3.3V level (converted from 1.8V of the Jetson TX1)
3	I2CO_CLK	E15	3.3V level (converted from 1.8V of the Jetson TX1)
4	GND	-	Ground
5	CAM2_MCLK	E7	CAM2_MCLK
6	CAM2_GPIO	Н8	GPIO2_CAM0_RST
7	GND	-	Ground
8	CSI-D_D1+	E24	CSI-2 bus D lane 0
9	CSI-D_D1-	E23	CSI-2 bus D lane 1
10	GND	-	Ground
11	CSI-D-D0-	C25	CSI-2 bus D lane 0
12	CSI-D-D0-	C26	CSI-2 bus D lane 0
13	GND	-	Ground
14	CSI-C_CLK+	G25	CSI-2 bus C clock
15	CSI-C_CLK-	G24	CSI-2 bus C clock
16	GND	-	Ground
17	CSI-C-D1+	H24	CSI-2 bus C lane 1
18	CSI-C-D1-	H23	CSI-2 bus C lane 1
19	GND	-	Ground
20	CSI-C-D0+	F26	CSI-2 bus C lane 0
21	CSI-C-D0-	F25	CSI-2 bus C lane 0
22	GND	-	Ground

#### CSI-EF (J9)

This is a 22 pin 4 lane CSI-2 connector with 0.5mm pitch (Wuerth 687122149022). To open the connector and to release the cable just lift the brown lid upwards. This connector has the same pinout as the CSI-2 connector on the Raspberry Pi compute module carrier board. The contacts are on the bottom.

Pin	Function	Jetson TX1	Description
1	3.3V	-	3.3V power supply
2	I2C_PM_DAT	В6	3.3V level (converted from 1.8V of the Jetson TX1)
3	I2C_PM_CLK	A6	3.3V level (converted from 1.8V of the Jetson TX1)
4	GND	-	Ground
5	CAM2_MCLK	E7	CAM2_MCLK (same clock as CSI-CD)
6	CAM3_GPIO	H7	GPIO3_CAM1_RST
7	GND	-	Ground
8	CSI-F_D1+	E21	CSI-2 bus F lane 0
9	CSI-F_D1-	E20	CSI-2 bus F lane 1
10	GND	-	Ground
11	CSI-F-D0-	C23	CSI-2 bus F lane 0
12	CSI-F-D0-	C22	CSI-2 bus F lane 0
13	GND	-	Ground
14	CSI-E_CLK+	G22	CSI-2 bus E clock
15	CSI-E_CLK-	G21	CSI-2 bus E clock
16	GND	-	Ground
17	CSI-E-D1+	H21	CSI-2 bus E lane 1
18	CSI-E-D1-	H20	CSI-2 bus E lane 1
19	GND	-	Ground
20	CSI-E-D0+	F23	CSI-2 bus E lane 0
21	CSI-E-D0-	F22	CSI-2 bus E lane 0
22	GND	-	Ground

HDMI (J6)

This is a 19 pin mini HDMI connector. Please note that the HDMI and mini HDMI connector have different pin outs. This is the pinout for rev 2 (38188-2) and newer versions. Rev 1 (38188) had the data lanes swapped.

Pin	Function	Jetson TX1	Description
1	GND	-	Ground
2	DP1_TXD0+	E39	HDMI data lane 2
3	DP1_TXD0-	E38	HDMI data lane 2
4	GND	-	Ground
5	DP1_TXD1+	C38	HDMI data lane 1
6	DP1_TXD1-	C37	HDMI data lane 1
7	GND	-	Ground
8	DP1_TXD2+	D37	HDMI data lane 0
9	DP1_TXD2-	D36	HDMI data lane 0
10	GND	-	Ground
11	DP1_TXD3+	E36	HDMI clock
12	DP1_TXD3-	E35	HDMI clock
13	GND	-	Ground
14	CEC	B33	HDMI_CEC
15	HDMI_DDC_SCL	A35	DP1_AUX_CH
16	HDMI_DDC_SDA	A34	DP1_AUX_CH*
17	reserved	-	not connected
18	PWR	-	5V power
19	HPD	A33	inverted and connected to DP1_HPD

#### **UART 0 (J13)**

This is a 6 pin connector with 1.25 mm pitch. Please connect to USB TTL serial converter (3.3V TTL level). Normally just connect TXD, RXD, and GND. Swap data lines. Default speed: 115200 bps.

Pin	Function	Jetson TX1	Description
1	5V	-	5V power output
2	UARTO_TXD	H12	UART 0 console port (3.3V TTL level): transmit data output
3	UARTO_RXD	G12	UART 0 console port (3.3V TTL level): receive data input
4	UARTO_CTS	H11	UART 0 console port (3.3V TTL level): clear to send
5	UARTO_RTS	G11	UART 0 console port (3.3V TTL level): ready to send
6	GND	-	Ground

#### **FAN (J12)**

This is a 4 pin connector with 1.25 mm pitch. This is the same pinout as the fan connector on the Jetson TX1 development kit. With the J100 the fan is on by default. Use the "fan disable" feature to turn off the fan.

Please note, that the "fan disable" requires a software change when compared to the dev kit. On the dev kit "fan disable" is controlled by an I2C port expander line. On the J100 "fan disable" is connected to GPIO19\_AUD\_RST (through an inverting MOSFET). Pull the GPIO19 high to disable the fan (pin 4 becomes low). A low or floating signal on GPIO19 will not disable the fan.

Pin	Function	Jetson TX1	Description
1	GND	-	Ground
2	5V	-	5V power supply to the fan
3	FAN_TACH	B17	tachometer from the fan (open drain input with 100k pull-up to 1.8V)
4	FAN_PWM	C16	PWM control to the fan (open drain output: controlled by FAN_PWM and "disable fan" with GPIO19)

#### Power (J11)

This is a 4 pin connector with 1.25 mm pitch. Power in 1 and power in 2 are or'ed with 2 Schottky diodes. They may be tied together or they may be connected to 2 redundant power supplies.

Pin	Function	Jetson TX1	Description
1	power in 1	-	power input: typical 12V (range: 7V to 17V)
2	power in 2	-	power input: typical 12V (range: 7V to 17V)
3	GND	-	power ground
4	GND	-	power ground

#### 12S 2 (J10)

This is a 6 pin connector with 1.25 mm pitch.

Pin	Function	Jetson TX1	Description
1	3.3V	-	3.3V power supply
2	I2S_MCLK	F1	digital audio interface: master clock (3.3V)
3	I2S2_SIN	G6	digital audio interface 2: audio input (3.3V)
4	I2S2_CLK	G5	digital audio interface 2: bit clock (3.3V)
5	I2S2_LRCLK	H5	digital audio interface 2: word clock (3.3V)
6	GND	-	Ground

12S 3 (J8)

This is a 6 pin connector with 1.25 mm pitch.

Pin	Function	Jetson TX1	Description
1	3.3V	-	3.3V power supply
2	I2S_MCLK	F1	digital audio interface: master clock (3.3V)
3	I2S3_SIN	E5	digital audio interface 3: audio input (3.3V)
4	I2S3_CLK	E6	digital audio interface 3: bit clock (3.3V)
5	I2S3_LRCLK	F5	digital audio interface 3: word clock (3.3V)
6	GND	-	Ground

#### Motherboard connector 1 (J16)

This is a 30 pin female DF17 motherboard connector (DF17(2.0)-30DP-0.5V(57)). All signals on the three motherboard connectors must be protected with TVS diodes externally. Also please pay attention to the I/O voltage. Some signals are directly connected to the TX1 and have an I/O voltages of 1.8V.

Pin	Function	Jetson TX1	Description
1	5V -2	-	not connected (normally 5V power input)
2	3.3V	-	3.3V power output to power the motherboard
3	FORCE_REC	E1	force recovery button (open drain, 1.8V)
4	GBE_MDI3-	H48	Gigabit Ethernet (lane 3)
5	POWER_BTN	(B50)	power button (open drain, Vdd_RTC - 2.5V)
6	GBE_MDI3+	H47	Gigabit Ethernet (lane 3)
7	GND	-	Ground
8	GBE_MDI2-	G49	Gigabit Ethernet (lane 2)
9	USB0-D+	B39	USB 2.0: for firmware upgrade
10	GBE_MDI2+	G48	Gigabit Ethernet (lane 2)
11	USB0-D-	B40	USB 2.0: for firmware upgrade
12	GBE_MDI1-	F48	Gigabit Ethernet (lane 1): RX for 100BT
13	GND	-	Ground
14	GBE_MDI1+	F47	Gigabit Ethernet (lane 1): RX for 100BT
15	UART1_RXD	D10	UART 1 receive data input (3.3V TTL level)
16	GBE_MDI0-	E49	Gigabit Ethernet (lane 0): TX for 100BT
17	UART1_TXD	D9	UART 1 transmit data output (3.3V TTL level)
18	GBE_MDI0+	E48	Gigabit Ethernet (lane 3): TX for 100BT
19	CAN2_L	-	CAN_L of CAN bus 2
20	GND	-	Ground
21	CAN2_H	-	CAN_H of CAN bus 2
22	reserved	-	not connected
23	CAN1_L	-	CAN_L of CAN bus 1
24	RESET-IN	(A47)	reset button (open drain input, 1.8V)
25	CAN1_H	-	CAN_H of CAN bus 1
26	USB0_VBUS	B37	connect to VBUS voltage of USB 0 port (5V)
27	USB0_EN	(A17)	inverted (so it is active low) open drain output with 10k pullup to 3.3V
28	GBE_CTREF	(H50)	reserved (connected to GND on 38188-2)
29	3.3V	-	3.3V power output to power the motherboard
30	5V -1	-	not connected (normally 5V power input)

#### Motherboard connector 2 (J17)

This is a 30 pin female DF12 motherboard connector (DF12(5.0)-30DP-0.5V(86)).

1 CAI	N_WAKE	C20	CAN_WAKE
2 power	er input 3	-	power input 3 (typical 12V, range: 7V to 17V)
3 CA	N1_ERR	C19	CAN1_ERR
4 power	er input 3	-	power input 3 (typical 12V, range: 7V to 17V)
5 WIF	2_WAKE	B20	GPIO10_WIFI_WAKE_AP
6 power	er input 3	-	power input 3 (typical 12V, range: 7V to 17V)
<b>7</b> B	T2_EN	B21	GPIO12_BT_EN
8 power	er input 3	-	power input 3 (typical 12V, range: 7V to 17V)
<b>9</b> GN	SS_PPS	B18	GNSS_PPS
10 powe	er input 3	-	power input 3 (typical 12V, range: 7V to 17V)
11 AP_\	WAKE_BT	B19	GPIO11_AP_WAKE_BT
12 power	er input 3	-	power input 3 (typical 12V, range: 7V to 17V)
13 W	IFI_EN	A29	SDIO_RST*
14	GND	-	Ground
15	GND	-	Ground
<b>16</b> SP	I2_CLK	H14	SPI 2 port (1.8V level)
<b>17</b> SD	O_CMD	B29	SDIO port
<b>18</b> SP	2_MISO	H15	SPI 2 port (1.8V level)
<b>19</b> SD	IO_CLK	B30	SDIO port
<b>20</b> SP	I_MOSI	G15	SPI 2 port (1.8V level)
<b>21</b> SE	01O_D3	A30	SDIO port
<b>22</b> SP	12_CS1	F16	SPI 2 port (1.8V level)
<b>23</b> SE	010_D2	A31	SDIO port
<b>24</b> SF	PI_CS0	G16	SPI 2 port (1.8V level)
<b>25</b> SE	010_D1	A32	SDIO port
<b>26</b> UAF	RT2_TXD	B16	UART 2 transmit data output (3.3V TTL level)
<b>27</b> SE	01O_D0	B32	SDIO port
<b>28</b> UAF	RT2_RXD	B15	UART 2 receive data input (3.3V TTL level)
29	GND	-	Ground
30	GND	-	Ground

#### Motherboard connector 3 (J15)

This is a 60 pin female DF12 motherboard connector (DF12(5.0)-60DP-0.5V(86)). The PCIe TX lines do not have a series cap. Therefore add one on the motherboard close to the J15 connector.


Pin	Function	Jetson TX1	Description
1	power input 4	-	power input 4 (typical 12V, range: 7V to 17V)
2	power input 4	-	power input 4 (typical 12V, range: 7V to 17V)
3	power input 4	-	power input 4 (typical 12V, range: 7V to 17V)
4	power input 4	-	power input 4 (typical 12V, range: 7V to 17V)
5	power input 4	-	power input 4 (typical 12V, range: 7V to 17V)
6	power input 4	-	power input 4 (typical 12V, range: 7V to 17V)
7	GND	-	Ground
8	reserved	-	not connected
9	PEX_RX2+	F40	PCIe lane 2 (receive)
10	SATA_DEV_SLP	D47	
11	PEX_RX2-	F41	PCIe lane 2 (receive)
12	GND	-	Ground
13	GND	-	Ground
14	SATA_RX+	G45	
15	PEX_TX2+	C40	PCIe lane 2 (transmit)
16	SATA_RX-	G46	
17	PEX_TX2-	C41	PCIe lane 2 (transmit)
18	GND	-	Ground
19	GND	-	Ground
20	SATA_TX+	D45	
21	PEX_RX1+	G39	PCIe lane 1 (receive)
22	SATA_TX-	D46	
23	PEX_RX1-	G40	PCIe lane 1 (receive)
24	GND	-	Ground
25	GND	-	Ground
26	I2S0_SOUT	H2	I2S digital audio data out (1.8V)
27	PEX_TX1+	D39	PCIe lane 1 (transmit)
28	I2SO_CLK	G2	I2S digital audio bit clock (1.8V)
29	PEX_TX1-	D40	PCIe lane 1 (transmit)
30	I2SO_LRCLK	H1	I2S digital audio word clock (1.8V)
31	GND	-	Ground
32	I2SO_SIN	G1	I2S digital audio data in (1.8V)

Pin	Function	Jetson TX1	Description
33	PEX_RX3+	G42	PCIe lane 3 (receive)
34	reserved	-	do not connect
35	PEX_RX3-	G43	PCIe lane 3 (receive)
36	reserved	-	do not connect
37	GND	-	Ground
38	reserved	-	do not connect
39	PEX_TX3+	D42	PCIe lane 3 (transmit)
40	reserved	-	do not connect
41	PEX_TX3-	D43	PCIe lane 3 (transmit)
42	I2C1_CLK_3V3	A21	I2C1 bus (3.3V)
43	GND	-	Ground
44	I2C1_DAT_3V3	A20	I2C1 bus (3.3V)
45	PEX_CLK0+	A44	PCIe clock
46	GPIO_EXP0	A23	
47	PEX_CLK0-	A45	PCIe clock
48	I2C0_CLK_3V3	(E15)	I2C0 bus with level shifter to 3.3V
49	GND	-	Ground
50	I2C0_DAT_3V3	(D15)	I2C0 bus with level shifter to 3.3V
51	PEX_RX4+	H44	PCIe lane 4 (receive)
52	BT2_WAKE_AP	B22	
53	PEX_RX4-	H45	PCIe lane 4 (receive)
54	PCIE_L1_RQ	C47	
55	GND	-	Ground
56	PCIE_WAKE_L	D48	
57	PEX_TX4+	E44	PCIe lane 4 (transmit)
58	PCIEO_LO_RST	C49	
59	PEX_TX4-	E45	PCIe lane 4 (transmit)
60	PCIEO_LO_RQ	C48	


# Appendix A

Bug fix for the I2C bus on J100 rev 2 boards (38188-2)

The I2C bus of the CSI-2 connectors (I2C0 and I2C-PM) are too heavily loaded. There is a 2kOhm resistor array (MNR04) on the 1.8V side of the I2C busses. This array is circled red. Each CSI-2 connector has its own level translator from 1.8V to 3.3V (CSI-2 side). On the 3.3V side there are 4 pairs of 1kOhm 0603 resistors. All these resistors should be removed.



If the resistors are removed and there is no CSI-2 module connected then the high voltage will be 1.8V on the 3.3V side. The B10x have 10kOhm I2C pull up resistors on the module. If a module w/o I2C pull up resistors is connected, then 10kOhm pull up resistors should be added on the J100. The picture below shows how the B10x modules are connected. Please check the I2C section for details. Top: B101 (2 lanes). Bottom: B102 (4 lanes).



### **FAQ**

1. to be added

# Disclaimer

Thank you for reading this manual. If you have found any typos or errors in this document, please let us know.

This is the preliminary version of this data sheet. Please treat all specifications with caution as there may be any typos or errors.

The Auvidea Team